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Abstract—This paper proposes an improved current driven 
synchronous rectifier with saturable current transformer and 
dynamic gate voltage control feature for LLC resonant 
converter efficiency improvement. A model of saturable current 
transformer is proposed. Compared with other voltage driven 
and current-driven synchronous rectifier, this current driven 
synchronous rectifier has several outstanding characteristics. 
This synchronous rectifier is completely self-contained. It needs 
no external signal or power supply. It is also insensitive to 
parasitic inductance. Inherent dynamic gate voltage control 
reduces gate loss in the MOSFET by saturable current 
transformer. A 300W 400V-12V converter is built to 
demonstrate the advantages of the proposed current driven 
synchronous rectifier. High efficiency at 98% can be achieved. 
There is more than 4% efficiency improvement compared with 
schottky diode. 
I. INTRODUCTION  
There is ever-increasing demand in telecommunication 
system and computer equipment for low voltage, high current 
power supply. LLC resonant converter is a good topology 
because it has zero-voltage switching and operates at high 
switching frequencies [1]. On the secondary side, synchronous 
rectifier is a popular method to reduce rectification loss.  
The design of driving circuit is the key of synchronous 
rectifier technique. A generic way to drive a synchronous 
rectifier makes use of an additional secondary winding in the 
main transformer. However, it does not work in resonant 
converter. This is because the switching waveform is not in 
phase with the required switching time of the synchronous 
rectifier [2]. Other methods use the signal within the 
synchronous rectifier to control itself [3]-[8] which are either 
voltage driven or current driven. Although a lot of research  
effort has been made on these methods [9]-[19], there are still 
weaknesses. 
Voltage driven synchronous rectifier derives the driving 
signal form the drain sources voltage VDS of a MOSFET [20]-
[22]. However, the accuracy of the VDS is highly dependent 
on the PCB layout and the MOSFET package. The operation 
is impaired by noise and a tailor made phase compensation 
network is needed in the power path [23]. This is because the 
sensed terminal drain source voltage of the MOSFET is 
actually the sum of the MOSFET resistive voltage drop and 
the package inductive voltage drop. Thus, it cannot be 
directly used to drive the synchronous rectifier. It increases 
the complexity of the circuit. Also, external power supply is 
needed for driving the MOSFET. 
Current driven method obtains the driving signal form the 
MOSFET current [24]-[27]. The response of the current 
driven method is fast. No external power supply is needed for 
driving the MOSFET. However, the core used in this method 
needs several windings to clamp the driving voltage and reset 
the current transformer.  It is desirable to reduce the number of 
windings in the core. 
A very low turn on resistance MOSFET is widely used in 
synchronous rectifier technology. It reduces the conduction 
loss effectively. However, this type of MOSFET has a relative 
high input capacitance [28]. The gate loss becomes significant. 
It is desirable to reduce gate drive loss.  
In this paper, a current driven synchronous rectifier with 
Saturable Current Transformer is presented. An improved 
dynamic gate voltage feature is inherent in this circuit. A 
current transformer model is proposed to explain the 
saturation mechanism. With the help of a saturable current 
transformer, the four winding current transformer is reduced 
to a two winding current transformer. Also, the inherent 
dynamic gate voltage control by saturable current transformer 
effectively reduces gate drive losses. A level trigger circuit is 
added in the current driven driver in order to reduce 
synchronous rectifier duty cycle loss. This current driven 
synchronous rectifier is a stand-alone system and no external 
power supply is needed. This synchronous rectifier circuit 
allows pin to pin replacement of the out rectifier diode. A 
300W, 400V-12V converter is built to demonstrate the 
advantages of this proposed current driven synchronous 
rectifier. High efficiency at 98% is achieved which ismore 
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than 4% efficiency improvement compare
diode. 
II. CURRENT DRIVEN SYNCHRONOU
LLC RESONSNANT CON
Fig. 1(a) Simplified scheme of current driven synchrono
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Fig. 3 Current transformer equivalent model 
A typical equivalent circuit 
transformer is shown in Fig. 3. The
LM accounts for the finite permeabi
There is a maximum flux density B
saturates. The saturation is caused 
above which the core saturation. T
level can be worked out from the cor
Fig. 4 Typical B-H curve
Fig. 4 shows a typical B-H curve
the region before saturated,  
ܤ ൌ ߤ଴ߤ௥
µ0 is the permeability of vacuu
permeability. 
In the saturated region,  
ܤ ൌ ܤ௠௔
Bmax is the saturation flux density
ܨ ൌ ׬ ܪ ݈݀ ൌ ܰ݅
ܪ ൎ ே௜௟   
i is the current, N is the number o
of coil. The saturation current can 
equations (2), (3) and (4) 
ܫ௦௔௧ ൌ ௟ ஻೘ேఓ೚
By Faraday’s Law 
݀ܤܣ௘
݀ݐ ൌ
௅ܸ௠
ܰ
׬ ௅ܸ௠݀ݐ ൌ ܰܤ
Fig. 5 Saturated current transformer model 
Fig. 5 shows the equivalent m
transformer is saturated. The curren
when the magnetic flux density re
 
model for the current 
 magnetizing inductance 
lity of the magnetic core. 
max above which the core 
by a transformer current 
his saturation current Isat 
e material parameter. 
 
 of ferrite in DC mode. In 
ܪ                                (1) 
m and µr is the relative 
௫                                  (2) 
. By Ampere’s Law 
ൎ ܪ݈                      (3) 
                                    (4) 
f turns and l is the length 
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ೌೣ
ఓೝ                                 (5) 
 
ܣ௘                  (6) 
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magnetic flux current is represented by the constant current 
source which is equal to the saturation current Isat. The 
coupling between the primary and secondary is lost. Both 
sides of the current transformer become short circuit. 
Fig.6 Operations of the saturable current transformer in synchronous 
rectifier 
Fig. 6 shows the four operation phases of the current 
transformer with saturation in LLC resonant converter. 
Assume the magnetizing current is completely reset in each 
cycle. 
In phase 1, the current transformer input current iin,ct starts 
to rise.  The current transformer magnetizing current iLM and 
output current iout,ct increases simultaneously.  The current 
transformer is saturated when the iLM reaches saturation 
current Isat. 
In phase 2, both primary and secondary side becomes short 
circuit as a result of the core saturation. The magnetizing 
current remain unchanged and equal to the saturation current 
Isat. This phase ends when the input current iin,ct falls to 
saturation Isat again. 
In phase 3, the current transformer starts to reset when iin,ct 
falls below Isat. The output current ict,out is negative because the 
magnetizing current is greater than the input current ict,out. This 
phase ends when the primary current is equal to zero. 
In phase 4, the output current ict,out is negative. The current 
transformer is fully reset when the output current is equal to 
zero. It is ready for the next cycle. 
IV. CURRENT DRIVEN SYNCHRONOUS RECTIFIER WITH 
SATURATION CORE FOR LLC RESONANT 
CONVERTER 
A. Proposed Current Driven Synchronous Rectifier circuit 
with Saturable Current Transformer 
Fig. 7(a) Functional scheme for current driven synchronous rectifier 
Fig. 7 (b) Improved current driven synchronous rectifier with saturable core 
circuit 
Fig 7(a) shows the detail functional scheme for the 
current-driven synchronous rectifier used in this paper. Fig. 
7(b) shows the circuit of the current driven synchronous 
rectifier with saturable current transformer. The turn on and 
turn off circuits are separated to fit the operation of 
mechanism of saturable current transformer. As mentioned, 
the output current of the current transformer increases form 
zero with the input current simultaneously. The trigger level 
should be set at zero. However, the output current of the 
current transformer become negative before the primary 
current become zero again. Thus, different level trigger is 
needed to control the time of turn on and turn off.  
B. Operation of Current Driven Synchronous Rectifier 
with Saturable Current Transformer  
A simplified circuit is used in order to understand the 
mechanism of the driver with saturable current transformer in 
fig. 8.  
 
Fig. 8 Simplified circuit of proposed current driven synchronous rectifier 
The current transformer model established is applied. 
Capacitor CMOSFET,iss  represents the input capacitance of the 
MOSFET. Voltage VCMOSFET,iss  is equal to the voltage of VGS. 
Fig. 9(a) shows the five operation phases of the current 
driven synchronous rectifier with saturable transformer. Fig. 
9(b) shows the waveform of the current transformer. 
 
Fig. 9(a) Operation of proposed current driven synchronous rectifier
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Fig. 9 (b) Waveform of the proposed current driven sync
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zero. 
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Assume the switching frequency
against the loading current is shown 
Fig. 10 Total loss against loading current (A) 
Fig. 10 shows that the loss is low
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Voltage of CMOSFET,iss can be solved by
energy transformer form the current tra
capacitor CMOSFET,iss. Energy stored in the ca
be neglected because the value of Cfilte
Capacitor CMOSFET,iss voltage VCMOSFET,iss is eq
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ሺ ேܸమ െ ஽ܸ೚೙ሻ ׬ ݅௢௨௧,௖௧݀ݐ ൌ
௧భ
଴ ܥெைௌிா்,௜௦௦
Combine equation (8) and (10) 
ଵ
ଶ ሺܸீ ௌሻ݅௢௨௧,௖௧ሺݐଵሻ ൌ ܥெைௌிா்,௜௦
At time t1, the output current iout,ct has rea
݅௢௨௧,௖௧ ሺ௧ଵሻ  ൌ ேభேమ ሺ݅௜௡,௖௧@ହ଴଴௡௦
௧భ
ହ଴଴௡
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Fig. 14(b) Waveform of the proposed current driven sy
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Ch1: Current transformer output voltage, Ch2: VGS, C
Ch4: current transformer output current 
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